



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/765,615

01/27/2004

Shiv Kumar Gupta

15397US01

1349

23446 7590 11/14/2007
MCANDREWS HELD & MALLOY, LTD
500 WEST MADISON STREET
SUITE 3400
CHICAGO, IL 60661

EXAMINER

MANOSKEY, JOSEPH D

ART UNIT

PAPER NUMBER

2113

MAIL DATE

DELIVERY MODE

11/14/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/765,615

Applicant(s)

GUPTA ET AL.

Examiner

Joseph D. Manoskey

Art Unit

2113

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 24 August 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11,453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-13 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-13 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 27 January 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claim 1-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rana, U.S. Patent 5,968,188, in view of Agarwal, U.S. Patent App. Pub. 2001/0013119.

3. Referring to claim 1, Rana teaches a emulation circuit, which provides real-time code coverage data, connected to a target system via an address line, a data line, and a control line of a ROM socket, this is interpreted as a circuit for analyzing code coverage of firmware by test inputs, said circuit comprising: an input for receiving an address from a code address bus (See Fig. 2, Col. 1, lines 5-10, and Col. 7, lines, lines 49-51). Rana discloses a code coverage memory comprised of multiple locations and the code coverage memory being concurrently addressed with the monitored memory, this is interpreted as a memory for storing recorded addresses from the code address bus, the memory comprising a plurality of memory locations, each of the memory locations

mapped to a particular one of a corresponding plurality of addresses associated with the firmware (See Fig. 2, Col. 2, line 55 to Col. 3, line 10 and Col. 5, lines 11-18).

Rana does not teach the contents of the memory location associated with the address received from the code address bus being incremented responsive to the receipt of the address, however Rana does teach the code coverage memory storing code coverage data of predetermined bit patterns that includes hexadecimal value "00" and changed to value "ff" to determine if the code has been executed (See Col. 8, lines 31-44). Agarwal discloses code coverage testing and flagging code that has been executed. In addition to just flagging the code that has been executed, Agarwal also teaches incrementing a value of the associated memory (See Agarwal, paragraphs 0123, 0124, and 0127). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the flagging of the executed code of Rana with the storing of an incremented value associated with executed code of Agarwal. This would have been obvious to one of ordinary skill in the art at the time of the invention to do because it allows for keeping count of the number of times the code has been executed (See Agarwal, paragraph 0124).

4. Referring to claim 2, Rana and Agarwal disclose all the limitations (See rejection of claim 1) including the code coverage memory being concurrently addressed with the monitored memory and the use of a counter circuit of memory location, where the cover memory is isolated from the addressing from the

monitored memory, thus selecting counter circuit and the address lines being multiplexed, this is interpreted as an address multiplexer for making a selection between the input and an address counter, and for providing the selection to the memory (See Rana, Col. 4, line 65 to Col. 5, line 3, Col. 5, lines 11-18, and Col. 10, lines 63-64).

5. Referring to claim 3, Rana and Agarwal teach all the limitations (See rejection of claim 1) including Rana teaches the code coverage memory storing code coverage data of predetermined bit patterns that includes setting the hexadecimal value to "00" and changing it to value "ff" and the data lines being multiplexed. Agarwal teaches the values for a test run being '1' for set, thus '0' being the cleared value and incrementing the value, this is interpreted as a data multiplexer for making a selection between an increment signal and a clear signal, and for providing the selection to the memory (See Rana Col. 8, lines 31-44, Col. 10, lines 63-64 and See Agarwal, paragraphs 0123 and 0124).

6. Referring to claim 4, Rana and Agarwal teach all the limitations (See rejection of claim 3) including the code coverage memory storing code coverage data of predetermined bit patterns that includes setting the hexadecimal value to "00" and changing it to value "ff" to locations accessed for each test, this is interpreted as wherein if the data multiplexer selects the clear signal, and if the address multiplexer selects the address counter, then a memory location

mapped to an address from the address counter is cleared (See Rana, Col. 8, lines 31-44).

7. Referring to claim 5, Rana teaches a method of real-time code coverage with a emulation circuit connected to a target system via an address line, a data line, and a control line of a ROM socket, this is interpreted as a method for analyzing code coverage, said method comprising: receiving an address form a code address bus, the address associated with an instruction in a system on a chip (See Fig. 2, Col. 1, lines 5-10, and Col. 7, lines, lines 49-51). Rana discloses a code coverage memory comprised of multiple locations and the code coverage memory being concurrently addressed with the monitored memory (See Fig. 2, Col. 2, line 55 to Col. 3, line 10 and Col. 5, lines 11-18).

Rana does not teach incrementing a memory location mapped to the address associated with the instruction, however Rana does teach the code coverage memory storing code coverage data of predetermined bit patterns that includes hexadecimal value "00" and changed to value "ff" (See Col. 8, lines 31-44). Agarwal discloses code coverage testing and flagging code that has been executed. In addition to just flagging the code that has been executed, Agarwal also teaches incrementing a value of the associated memory (See Agarwal, paragraphs 0123, 0124, and 0127). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the flagging of the executed code of Rana with the storing of an incremented value associated with executed code of Agarwal. This would have been obvious to one of ordinary skill

in the art at the time of the invention to do because it allows for keeping count of the number of times the code has been executed (See Agarwal, paragraph 0124).

8. Referring to claim 6, Rana and Agarwal disclose all the limitations (See rejection of claim 5) including the code coverage memory being concurrently addressed with the monitored memory and the use of a counter circuit of memory location and the address lines being multiplexed, this is interpreted as selecting between the input and an address counter; and providing the selection to the memory (See Rana, Col. 4, line 65 to Col. 5, line 3, Col. 5, lines 11-18, and Col. 10, lines 63-64).

9. Referring to claim 7, Rana and Agarwal teach all the limitations (See rejection of claim 5) including Rana teaches the code coverage memory storing code coverage data of predetermined bit patterns that includes setting the hexadecimal value to "00" and changing it to value "ff" and the data lines being multiplexed. Agarwal teaches the values for a test run being '1' for set, thus '0' being the cleared value and incrementing the value, this is interpreted as selecting between an increment signal and a clear signal; and providing the selection to the memory (See Rana, Col. 8, lines 31-44 Col. 10, lines 63-64, Agarwal, paragraphs 0123 and 0124).

10. Referring to claim 8, Rana and Agarwal teach all the limitations (See rejection of claim 7) including the code coverage memory storing code coverage data of predetermined bit patterns that includes setting the hexadecimal value to "00" and changing it to value "ff" to locations accessed for each test, this is interpreted as wherein if the clear signal is selected, and if the address counter is selected, then clearing a memory location mapped to an address from the address counter (See Agarwal, Col. 8, lines 31-44).

11. Referring to claim 9, Rana teaches a emulation circuit, which provides real-time code coverage data, connected to a target system via an address line, a data line, and a control line of a ROM socket, this is interpreted as a circuit for analyzing code coverage of firmware by test inputs, said circuit comprising: an input for receiving an address from a code address bus (See Fig. 2, Col. 1, lines 5-10, and Col. 7, lines, lines 49-51). Rana discloses a code coverage memory comprised of multiple locations and the code coverage memory being concurrently addressed with the monitored memory, this is interpreted as a memory operably connected to the input for storing recorded addresses from the code address bus, the memory comprising a plurality of memory locations, each of the memory locations mapped to a particular one of a corresponding plurality of addresses associated with the firmware (See Fig. 2, Col. 2, line 55 to Col. 3, line 10 and Col. 5, lines 11-18).

Rana does not teach the contents of the memory location associated with the address received from the code address bus being incremented responsive

to the receipt of the address, however Rana does teach the code coverage memory storing code coverage data of predetermined bit patterns that includes hexadecimal value "00" and changed to value "ff" (See Col. 8, lines 31-44). Agarwal discloses code coverage testing and flagging code that has been executed. In addition to just flagging the code that has been executed, Agarwal also teaches incrementing a value of the associated memory (See Agarwal, paragraphs 0123, 0124, and 0127). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the flagging of the executed code of Rana with the storing of an incremented value associated with executed code of Agarwal. This would have been obvious to one of ordinary skill in the art at the time of the invention to do because it allows for keeping count of the number of times the code has been executed (See Agarwal, paragraph 0124).

12. Referring to claim 10, Rana and Agarwal disclose all the limitations (See rejection of claim 9) including the code coverage memory being concurrently addressed with the monitored memory and the use of a counter circuit of memory location, where the cover memory is isolated from the addressing from the monitored memory, thus selecting counter circuit and the address lines being multiplexed, this is interpreted as an address multiplexer connected to the input and address counter, the address multiplexer making a selection between the input and an address counter, and for providing the selection to the memory (See

Rana, Col. 4, line 65 to Col. 5, line 3, Col. 5, lines 11-18, and Col. 10, lines 63-64).

13. Referring to claim 11, Rana and Agarwal teach all the limitations (See rejection of claim 9) including Rana teaching the code coverage memory storing code coverage data of predetermined bit patterns that includes setting the hexadecimal value to "00" and changing it to value "ff" and the data lines being multiplexed. Agarwal teaches the values for a test run being '1' for set, thus '0' being the cleared value and incrementing the value, this is interpreted as a data multiplexer connected to the memory, the data multiplexer selecting between an increment signal and a clear signal, and providing the selection to the memory (See Rana, Col. 8, lines 31-44, Col. 10, lines 63-64 and See Agarwal, paragraphs 0123 and 0124).

14. Referring to claim 12, Rana and Agarwal teach all the limitations (See rejection of claim 11) including the code coverage memory storing code coverage data of predetermined bit patterns that includes setting the hexadecimal value to "00" and changing it to value "ff" to locations accessed for each test, this is interpreted as wherein if the data multiplexer selects the clear signal, and if the address multiplexer selects the address counter, then a memory location mapped to an address from the address counter is cleared (See Rana, Col. 8, lines 31-44).

15. Referring to claim 13, Rana and Agarwal teach all the limitations (See rejection of claim 1) including incrementing the value of the associated value of memory, thereby keeping a count of the number of times the code has executed, this is interpreted as wherein the contents of the memory location associated with the address received from the code address bus are incremented responsive to receipt of the address, thereby indicating a number of times the addressed has been received (See Agarwal, paragraph 0124).

Response to Arguments

16. Applicant's arguments, see amendment, filed 24 August 2007, with respect to claims 4, 8, and 12 have been fully considered and are persuasive. The 35 U.S.C. 112(2) rejection of claims 4, 8, and 12 has been withdrawn.

17. Applicant's arguments, see pages 6-9 of amendment, filed 24 August 2007 have been fully considered but they are not persuasive.

Concerning claim 1, the applicant argues that the inclusion of the limitations of Agarwal with the limitations of Rana is has rendered the prior art unsatisfactory for its intended propose and therefore is there is no motivation to make the proposed modifications. Essential the inclusion of the incremented values of Agarwal has negated the functionality of the flag of Rana. The Examiner respectfully disagrees. The rejection has not be written to replace the flag of Rana with the incremented value of Agarwal, but rather combined the two together, therefore still retaining the full functionality of the flag of Rana and

further including the incremented value of Rana. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the flagging of the executed code of Rana with the storing of an incremented value associated with executed code of Agarwal. This would have been obvious to one of ordinary skill in the art at the time of the invention to do because it allows for keeping count of the number of times the code has been executed (See Agarwal, paragraph 0124).

Concerning claim 2, the applicant argues that the prior art does not teach the use of multiplexer for making a first selection. The Examiner respectfully disagrees. Rana and Agarwal disclose all the limitations (See rejection of claim 1) including the code coverage memory being concurrently addressed with the monitored memory and the use of a counter circuit of memory location, where the cover memory is isolated from the addressing from the monitored memory, thus selecting counter circuit and the address lines being multiplexed (See Rana, Col. 4, line 65 to Col. 5, line 3, Col. 5, lines 11-18, and Col. 10, lines 63-64).

Concerning claim 3, the applicant argues the prior art does not teach " a data multiplexer for making a second selection between an increment signal and a clear signal, an for providing the second selection to the memory. The Examiner respectfully disagrees. Rana teaches the code coverage memory storing code coverage data of predetermined bit patterns that includes setting the hexadecimal value to "00" and changing it to value "ff" and the data lines being multiplexed. Agarwal teaches the values for a test run being '1' for set, thus '0'

being the cleared value and incrementing the value (See Rana Col. 8, lines 31-44 Col. 10, lines 63-64 and See Agarwal, paragraphs 0123 and 0124).

Conclusion

18. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Manoskey whose telephone number is (571) 272-3648. The examiner can normally be reached on Mon.-Fri. (7:30am to 4pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

10/765,615

Art Unit: 2113

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JDM

November 8, 2007

